Abstract-A basic challenge in the insulated gate bipolar transistor (IGBT) transient simulation study is to obtain the realistic junction temperature, which demands not only accurate electrical simulations but also precise thermal impedance. This paper proposed a transient thermal model for IGBT junction temperature simulations during short circuits or overloads. The updated Cauer thermal model with varying thermal parameters is obtained by means of finite-element method (FEM) thermal simulations with temperature-dependent physical parameters. The proposed method is applied to a case study of a 1700 V/1000 A IGBT module. Furthermore, a testing setup is built up to validate the simulation results, which is composed of a IGBT baseplate temperature control unit, an infrared camera with a maximum of 3 kHz sampling frequency, and a black-painted open IGBT module.
I. INTRODUCTION

I
N the modern power-electronic systems designs, it is critical to fulfill the specified functionality and the required robustness and reliability level [1] . For power converters based on insulated gate bipolar transistor (IGBT) modules, the estimation, or monitoring, and control of the IGBT junction temperature are important from a reliability point of view. This is because the junction temperature is a key parameter for reliability predictions and a key stressor that induces the failure of IGBTs. For instance, a high junction temperature could occur during the abnormal loads or short-circuit operations, which may cause the phenomena of current constriction and thermal runaway of the IGBTs. The high junction temperature stress is also connected to various initial failure-triggering factors for final destructions (e.g., dynamic voltage breakdown, latch-up, and oscillations during commutation) [2] .
In a long-term operation, it is prevalent to use the ON-state saturation voltage V ce,sat to estimate the virtual junction temperature of IGBTs. However, this method is not applicable to obtain the junction temperature during a short-circuit operation when the collector-emitter voltage V ce is determined by the external voltage stress [3] . Meanwhile, simulation techniques provide immense possibilities in the electrothermal modeling and thermal management optimization in power-electronic systems [4] . A thermal-impedance model with a sufficient level of accuracy can be used to estimate the junction temperature of IGBT modules.
The Cauer and Foster thermal-impedance models are widely used in the power-electronic circuit simulations. The former model is correlated to the physical property and the packaging structure of IGBT modules, while the latter is an equivalent one fitted from measured or simulated results [5] . These models are simple, time-efficient, and can be easily integrated into various circuit simulators (e.g., PLECS, Spice, and Saber) [6] - [8] . The Foster thermal-impedance models are usually available in the datasheets of IGBT modules. The thermal model provided by IGBT manufacturers for a given power module is usually measured under a single temperature level and contains data for a period of 1 ms or above. The motivation of the presented study lies in two aspects: 1) develop a thermal model for IGBT modules that can take into account the influences of temperature variations on the values of thermal impedance due to the temperature-dependent property of materials and 2) develop a thermal model of IGBT modules that is also applicable for high-frequency thermal dynamics with a period less than 1 ms, which is, e.g., useful for thermal modeling of IGBT short-circuit operations with a typical time duration less than 10 µs.
It has been revealed that the temperature may influence the physical parameters of the semiconductor components in the prior-art research. The correlation of thermal resistance and ambient temperature has been studied for several power semiconductor devices [9] - [12] . The presented studies in [9] and [10] on light-emitting diodes (LEDs) and the low-power transistors may not be applicable to the high-power IGBTs due to the differences in materials and geometries. In [11] , the dependence of IGBT thermal resistance on the power loss is experimentally studied, whereas it is difficult to apply the results in circuit simulations due to a lack of quantitative conclusions. In [12] , the equivalent RC network and the one-dimensional Fourier series model are implemented in MATLAB to calculate the junction temperatures, with the considerations of the temperature dependency of material and device parameters. In [13] , a Cauer thermal model is extracted from the experimental data of IGBT power modules, and further verified by finite-element method (FEM) simulations. A case study on the dynamic thermal behavior of IGBT modules with sintered nano-silver by means of FEM is presented in [14] , which also evidences that FEM is suitable to obtain the transient thermal impedance with a sufficient accuracy level. The previous research shows that FEM simulations can obtain the thermal-impedance values of each physical layer, so that the contribution from each layer can be identified. FEM simulations can also study the sensitivities of thermal-impedance changes to the temperature variations of each physical layer.
On the foundation of the above studies, this paper proposes a transient thermal model for the IGBT junction temperature simulations. The updated Cauer thermal model with varying thermal parameters is obtained by means of the FEM thermal simulations with the consideration of temperature-dependent physical parameters. It can be applied to evaluate the IGBT junction temperature during short circuits and overloads in circuit-level simulations. Furthermore, a testing setup is built up to validate the simulation results, which composes a baseplate temperature control unit, an infrared camera with the kHz-level sampling frequency, and a black-painted open IGBT module.
This paper is organized as follows. Section II describes the detailed principles of the thermal-impedance analysis, including the traditional thermal modeling methods, the FEM analysis theory, and the temperature-dependent material thermal properties. Section III illustrates the procedure to obtain the proposed thermal model and the way to apply the model in circuit-level simulations. Section IV presents a case study of the model by means of a 1700 V IGBT module. Section V gives the experimental verifications of the proposed thermal model, followed by the conclusion.
II. PRINCIPLES OF THERMAL-IMPEDANCE THEORY
A. Thermal-Impedance Theory
Thermal impedance is usually presented by a RC network formed by thermal resistances and thermal capacitances. The RC network can then be applied in various circuit simulators for the thermal aspect simulation. There are two types of widely used models in circuit simulations as discussed below.
1) Cauer Model:
The Cauer thermal-impedance model is correlated to the geometry and physical property of the IGBT modules of interest. The thermal resistance R th and the thermal capacitance C th of different physical layers (e.g., IGBT or diode chip, chip solder, substrate, substrate solder, and baseplate) can be calculated as
where d is the material thickness, A is the cross-sectional area, k is the thermal conductivity, ρ is the density, and c p is the pressure specific heat capacity.
2) Foster Model:
The Foster model describes the thermal behavior of an IGBT module by treating it as a "black box." The model is usually obtained based on fitting of the thermalresponse curves according to IEC Standard 60747-9 6.3.13 [15] by using the following exponential equation:
where Z th is the thermal impedance, n is the total number of RC branches in the RC network, and R th_m and C th_m are the thermal resistance and thermal capacitance of the mth RC branches, respectively.
3) FEM Method: Another common thermal analysis approach is the FEM method. Based on the information of materials and geometries of an IGBT module, the FEM method can perform the thermal aspect simulations and obtain the temperature and thermal-impedance values in a resource-efficient way, without the need of expensive hardware setups. The basic principle is to solve the diffusion-convection-reaction problem by means of the FEM. The heat-transfer process can be described by Fourier's law, where the heat flux in a given direction is derived from the thermal conductivity and the temperature gradient [16] 
where q i is the heat flux, k i is the thermal conductivity, T represents temperature, r represents the location information, and t represents time. By considering the situation as a flow problem and utilizing the conservation of energy, the diffusion-convection-reaction equation can be derived as
where ρ is the density, c p is the heat capacity at constant pressure, H represents the heat generation effects, and k is the assumed isotropic and homogeneous for the specific layer. The left term of (5) is the transient properties of the temperature. The first term on the right represents steady-state heat conduction. The final term is the change in stored internal energy. The ANSYS/Icepak [17] or COMSOL [18] can be used to solve (5) , resulting in the temperature information of different layers of the IGBT modules. Therefore, a simplified Cauer model or Foster model can be obtained based on the temperature information.
B. Temperature Effects on Thermal Parameters
The temperature effects on the material's thermal parameters are not considered in the current IGBT thermal models [6] - [8] . The prevalent materials for IGBT modules are silicon (Si), aluminum (Al), copper (Cu), and solder alloys. The thermal conductivity, heat capacity, and density information of these typical materials used in the power module at 25
• C are listed in Table I .
Although variation of the material's density in power devices' relevant working temperature range (from 25
• C to about 200
• C) is limited, thermal parameters are dramatically dependent on temperature. Table II reports the detailed information for the thermal conductivity and the specific heat of the materials (Si, Al, and Cu) [16] , [19] , [20] . The temperature effects on the thermal parameters of Si, Al, and Cu are plotted in Fig. 1 . From Table II and Fig. 1 , it can be seen that the thermal conductivity of silicon decreases strongly with the temperature increasing; the exact opposite is the case with the pressure specific heat capacity. According to the handbook, the silicon thermal conductivity around 250
• C is only half of the value around 25
• C [16] , [19] . Based on this, it is clear that the power-module thermal behavior depends directly on the local temperature [20] . This point is very critical for overloads and short-circuits analysis, where the chip temperature rises dramatically (several hundred degrees), even if for the limited time duration (in the range of several milliseconds). Therefore, this nonlinear temperature behavior should also be included in the FEM model to improve the simulation accuracy.
III. PROPOSED NOVEL THERMAL-IMPEDANCE MODEL
Based on the analysis in Section II, an updated Cauer model based on FEM model with temperature effects is promising for obtaining a more accurate junction temperature in the circuitlevel thermal simulations.
At first, a detailed model should be constructed in FEM software, which should include the geometry and material information, especially the material properties' dependency on temperature in Table II . The typical IGBT module's crosssection structure is as follows: the chips are soldered on a standard direct copper bonding (DCB) layer, which consists of a ceramic layer (e.g., Al 2 O 3 ) and two Cu layers. The DCB is further soldered to a Cu baseplate, and the detailed cross section is shown in Fig. 2 .
The second step is to perform transient thermal-impedance simulations under different temperatures in the FEM software. Then, the updated Cauer model would be extracted from the FEM results, and further implemented in circuit-level simulations by an offline way. Because the physical identification is necessary and significant for thermal-system design, it is necessary to establish an equivalent circuit with the number of cells corresponding to the number of physical layers. As illustrated in (1) and (2), the thermal resistance and thermal capacitance of each layer are physically related to the shapes and lengths of the solid parts and material properties. Fig. 3 shows the equivalent RC thermal circuit, with a direct physical correspondence of each layer. In the updated Cauer thermal network, Z th(chip) is related to the junction temperature T j . The detailed procedures are further illustrated in the case study in Section IV. 
IV. STUDY CASE OF THE PROPOSED MODEL
A. Information of the Studied IGBT Module
In order to well illustrate the proposed thermal model, a case study of a 1700 V/1000 A commercial IGBT module is given in this section. The main specifications of the IGBT module are shown in Table III . The module package size is 234 mm × 89 mm × 38 mm. There are two power terminals for the dc-plus connections (the upper IGBT collector), two power terminals for the dc-minus connection (the lower IGBT emitter), and one terminal with two screw connections for the output phase. The maximum operation temperature is 150
• C. The internal structure of the power module is shown in Fig. 4 . There are six identical sections connected in parallel inside the IGBT module. Each section has two IGBT chips and two freewheeling diode chips, which are configured as a half-bridge. The module has the same cross-section structure as shown in Fig. 2 . In order to measure the temperatures of the physical layers by infrared camera, an open power module without the plastic frame and silicone gel is tested in this study. 
B. IGBT Model in Icepak
On the basis of information from the manufacturer and the cross section, the whole IGBT power-module model is constructed in ANSYS/Icepak. The constructed model in Icepak is shown in Fig. 5(a) . The detailed geometry of one section is further illustrated in Fig. 5(b) . The cross-section information of the Icepak model is shown in Fig. 5(c) .
It is prevalent to use the trench-gate structure in modern IGBT devices, because the trench-gate structure can reduce the ON-state voltage drop comparing with a planar-gate IGBT under the same blocking-voltage capability, especially for devices with high switching speed [21] . The gate region is formed after the diffusion of the P-base and N+ emitter regions. The gate oxide is formed on the surface of the trench followed by the deposition of poly-silicon as the gate electrode. The polysilicon is planarized to recess the gate electrode slightly below the silicon surface. On the top of the emitter, there is a very thin Al metallization layer (several μm). Therefore, three layers are modeled for the chip: Al metallization layer, gate layer, and body layer, where individual thermal parameters are defined independently. Power source is located in the IGBT body layer. The thermal conductivity and the heat capacity information of the materials (shown in Table II and Fig. 1 ) are included. During the thermal simulation, the heat is generated inside the IGBT body layer and then spreading in both the up and down directions. It is worth noting that all six sections are heating up during the simulations, so that the thermal coupling effect among the parallel sections is studied. Meanwhile, the temperatures of each layer are monitored and extracted. A temperature map of the whole module during the simulation at 125
• C ambient temperature is given in Fig. 6 . The middle IGBT chips (i.e., sections 2 and 3) are a bit hotter than the other chips, which can be due to the coupling effect and the worse cooling conditions for middle sections. 
C. Simulation Results
A standard method has been performed to simulate the thermal impedance [15] : the IGBT power module is heated by a constant power until all temperatures are stable. Then, the power is removed, and the temperature is dropping while the heat is spreading. Meanwhile, the temperature values at the center point of each layer's surface (as shown in Fig. 3 ) are monitored and recorded. The thermal impedance of each physical layer is further calculated based on the obtained temperature information. For instance, the metallization-layer thermal resistances and thermal capacitances are obtained according to the temperature information of the center point of the upper surfaces of the metallization layer and the IGBT chip layer.
In order to study the temperature effects, FEM thermal simulations are implemented at different ambient temperatures (T a ) at a given power loss (P loss ). The studied ambient temperatures are the room temperature (25
• C), the normal working conditions (50
• C and 75
• C), a severe condition (125 • C), and a most critical condition (150 • C), respectively. The applied power loss in each section is 30 W. The thermal impedance of each layer is calculated based on the temperature information at the center point of the surfaces. The obtained thermal impedances of the silicon chip, the DCB, and the baseplate layers are listed in Table IV . With the temperature increasing, both the thermal resistance and thermal capacitance increase. It is noted that the thermal resistance and thermal capacitance of the DCB and baseplate layers do not vary much with the temperature. This temperature-dependent phenomenon is more obvious for the silicon chip layer. The calculated silicon chip layer thermal parameters at different temperature are plotted in Fig. 7 . The chip thermal resistance R th(chip) under 150
• C is about 50% higher than the value under 25
• C. This means the siliconchip thermal behavior is getting worse under higher ambient temperature. According to the definition of thermal resistance, the increment of chip temperature under 150
• C is about 1.6 times of that under 25
• C with the same transient heat flow (for instance, short circuits or overloads within 1 ms).
The obtained relationships between the thermal parameters and the temperatures are plotted in Fig. 7 . It is noted that the relationships can be approximately described by the first-order equations. The coefficients can be obtained by the curve-fitting method. The fitted equations on silicon-layer thermal resistance and capacitance are included in Fig. 8 . The obtained parameters can be integrated in the Cauer model, and the equivalent module thermal impedance is plotted in Fig. 8 . This extracted Cauer model can be used for further circuit-level thermal simulations.
V. EXPERIMENTAL VERIFICATION OF TEMPERATURE EFFECTS WITH INFRARED CAMERA
In order to validate the proposed thermal model, an experimental setup with an advanced infrared camera has been built up.
A. Experimental Setup
The device under test (DUT) is the studied 1700 V/1000 A IGBT open module (as shown in Fig. 4) . The setup implementation is shown in Fig. 9 . A high-power-converter power stack is connected on the back side in Fig. 9 . It can supply a high current up to 1000 A to the DUT. A heat plate is arranged underneath the open module, which is connected to a fluid-based temperature control system with an achievable accuracy of 0.1
• C. During the test, the heat plate is heated up and kept constant at several different specified temperature levels.
In order to obtain the accurate and fast temperature acquisitions of the IGBT module, a high-definition 1.3 million pixels InSb infrared camera is adopted [22] . In real-time mode, it has an adjustable frame rate of up to 106 Hz at full frame size and about 3 kHz at 48 × 4pixels. It can measure temperatures up to +3000
• C, with a high accuracy of ±1 • C or ±1%. The camera can be controlled by a computer with a user-friendly interface. Besides, it is equipped with a Wi-Fi interface which enables remote control, and the lenses are changeable. The infrared camera is connected to a personal computer (PC), so that the infrared images and data can be recorded. The way of infrared camera integrated to the testing setup is shown in Fig. 10 .
Because the metals on the IGBT module surfaces have very low emissivity (0.19-0.55), it is difficult to directly obtain accurate thermal acquisitions [19] , even if a calibration procedure can be adopted [23] . Since the black-painting surface has a uniform emissivity, the open-module surface is black-painted for infrared-camera detections. A careful calibration procedure has been conducted: first, the black-painted DUT is heated by the temperature-control system to a constant temperature with an accuracy of 0.1
• C-level; second, the infrared-camera settings are calibrated accordingly. The DUT's black-painted surface emissivity is calibrated as 0.92. It is worth noting that the distance between the infrared camera and DUT is 0.7 m for all the tests. During the experimental tests, the ambient temperature is kept constant.
The experimental operations can be divided into two states: a preparation state and a measurement state. During the preparation state, the baseplate is heated to a specified temperature by the temperature-control system. The DUT is turned-on and conducting load current, the value of which is controlled by the back-side converter stack in Fig. 9 . In this experiment, the DUT load current is 1000 A. When DUT is heating up by the conduction power loss, the infrared camera is monitoring the relevant temperatures. At the end of the preparation state, all the surface temperatures of the DUT should be stable.
During the measurement state, the load current is turned-off by the DUT, and the DUT surface temperatures are decreasing. The temperatures of the IGBT chip surface, the DCB Cu layer surface, and the baseplate surface are monitored and recorded in real time (i.e., Ar1, Ar2, and Ar3 in Fig. 12 ). Thermal impedance is calculated based on the monitored temperatures. The tests have been repeated at different heat-plate temperatures (i.e., 25
• C, 80
• C, 125
• C, and 150 • C).
B. Experimental Validation Results
A thermal image of one IGBT section is shown in Fig. 11 , when the heat-plate temperature is kept at 150
• C. In order to utilize the capability of the infrared camera with a higher sampling frequency, a recording area is selected in Fig. 11 . The recording area has 112x100 pixels, so a sampling rate of 1 kHz is achieved. A thermal image of the recording area during the measurement state is further given in Fig. 12 . When DUT turns off the load current, the temperature values at three specific locations are monitored: Ar1, Ar2, and Ar3 as indicated in Fig. 12 . Based on the data of Ar1 and Ar2, the measured thermal impedance between the two specific locations is plotted in solid lines in Fig. 13 , respectively, under the ambient temperatures of 25
• C and 150
• C. It reveals that the thermal impedance is temperature-dependent: the thermal resistance under 150
• C (0.035 • C/W) is about 1.7 times as that of 25
• C (0.02 • C/W). It is worth mentioning that the chiplayer thermal resistances and thermal capacitances shown in Table IV are obtained according to the temperature information of the center point of the upper surfaces of the chip layer and the DCB Cu layer, which are different from Ar1 and Ar2. Therefore, the measured results shown in Fig. 13 and the simulation results shown in Table IV are not comparable. In the experimental measurement by infrared camera, the center point of the upper surface of the chip solder or the DCB Cu layer is not accessible.
To have a comparable study, the temperature information at Ar1 and Ar2 in FEM simulations is extracted, and the corresponding thermal-impedance curves are shown in Fig. 13 in dashed lines. This comparison reveals that the simulation results are in good agreement with the experimental results. Moreover, the FEM simulation enables the thermal-impedance information starting from 1 µs, which is otherwise not possible to achieve by experimental measurements with the available thermal camera, due to the sampling frequency limit and the required time for the temperature-data acquisition.
VI. CONCLUSION
A novel thermal-impedance model with considering temperature effects has been proposed in this paper. Transient thermal impedance is increasing with ambient temperature, which is acquired by FEM simulations with a case study of 1700 V/1000 A IGBT module. The studied thermal model can be applied in circuit-level simulations to achieve the IGBT junction temperature during transients. He is currently a Postdoctoral Researcher with Aalborg University. His work is centered on design, optimization, and degradation characterization of power electronic components, in particular, electrothermo-mechanical related failure mechanisms. His research interests include modeling, optimization, and characterization of materials and components in electronics.
